#### (12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

## (19) World Intellectual Property Organization

International Bureau



# | CERTA BRINDING || BURNE NOTE BOND || BOND BRIND || BURNE NOTE BOND || BURNE NOTE BOND || BURNE NOTE || BURNE

### (43) International Publication Date 8 April 2004 (08.04.2004)

### **PCT**

# (10) International Publication Number WO 2004/030220 A1

(51) International Patent Classification7:

H03M 3/00

(21) International Application Number:

PCT/KR2002/001623

(22) International Filing Date: 29 August 2002 (29.08.2002)

(25) Filing Language:

Korean

(26) Publication Language:

English

(30) Priority Data:

2002/48362

16 August 2002 (16.08.2002) KR

(71) Applicants and

(72) Inventors: HAN, Gun-Hee [KR/KR]; 2414-302 Hatbit Village, Haengsin-Dong, Dukyang-Gu, Goyang, Gyunggi 412-220 (KR). KWON, Min-Ho [KR/KR]; B725 The Second Department Of, Engineering Yonsei University, Sinchon-Dong, Seodaemun-Gu, Seoul 120-749 (KR). LEE, Jung-Yoon [KR/KR]; B725 The Second Department Of, Engineering Yonsei University, Sinchon-Dong, Seodaemun-Gu, Seoul 120-749 (KR).

(74) Agent: PARK, Sungmin; #1003 Shinbong Bldg., 736-6 Yoksam-dong, Gangnam-Gu, Seoul 135-924 (KR).

(81) Designated States (national): JP, US.


(84) Designated States (regional): European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SK, TR).

#### Published:

with international search report

[Continued on next page]

(54) Title: ŢIME-INTERLEAVED BAND-PASS DELTA-SIGMA MODULATOR



Disclosed is a time-interleaved (57) A<u>bstract</u>: bandpass delta-sigma modulator, which includes a first adder and a second adder and a comparator. An input signal is inputted to the first adder according to an each channel block-s clock frequencz, and an n-th channel block-s output U<sub>n</sub> of the first adder is inputted to the first adder and the second adder of an (n+2)'th channel block, and an n-th block-s output V<sub>n</sub> of the second adder is inputted to the second adder of an (n+2)'th block, and an ouput Yn that passes an n'th block's comparator is inputted to the first adder and the second adder of an (n+2)'th block. Therefore, a modulator of the present invention receives output of the each block's comparator sequentially and makes the final output Y.